Design and Prototyping of a Transimpedance Front-End Amplifier for Dense Wavelength Division Multiplexing (DWDM) Circuits

J. Wareberg, D. Kennedy, OPTOTEK LTD. S. Schmidt, LPKF Laser and Electronics

SUMMARY

As part of the development of an optical power monitor for use in Dense Wavelength Division Multiplexing (DWDM) circuits, the effectiveness of a logarithmic OPAMP transimpedance front-end amplifier was investigated, and the performance of this design compare with a switched gain, linear, transimpedance amplifier front end. The circuit was prototyped using the combination of the MMICAD LAYOUTTM software and the LPKF C60 PCB Prototyping Machine.

Time-to-market and design integrity are critical factors in today's fast moving intensely competitive communication markets. The production of prototype circuits in one's own design facility - using precision milling systems - offers significant advantages of convenience, fast turnaround and protection of intellectual property, without the hazards of harsh chemical processes. Milled circuits more accurately reflect CAD synthesis predictions and indicate the minor corrections that may be needed when replicating prototypes in chemically etched mass production. By taking these variations into account, the designer can be confident that a milled circuit will be as effective as an etched version for the prototyping of new higher frequency devices.

The logarithmic amplifier which was the subject of the prototyping activity is based on the use of an antiparallel diode pair in the feedback loop of the operational amplifier (Fig. 1). The current from one of the photodiodes in the photodiode array is fed into the input of the logarithmic amplifier.



Fig. 1: Circuit Schematic (Prepared using MMICAD SCHEMATICTM)

The MMICAD LAYOUTTM software was used for circuit layout, and the data exported in the Extended Gerber RS-274X format for direct use by the LPKF C60 PCB prototyping machine (Fig. 2).



Fig. 2: Circuit Board Plotter LPKF ProtoMat[®] C60

The addition of the extended Gerber RS-274X format is a new feature of MMICAD LAYOUT. (In this extended format, exposure "tool" information is included in a standard way in the data file itself.) Fig. 3 shows the MMICAD LAYOUT plot of the layout of a prototype, four channel logarithmic transimpedance amplifier stage.



Fig. 3: Transimpedance Amplifier Layout

Figure 4 is a photograph of the populated PCB, as prepared using the LPKF PCB prototyping machine.



Fig. 4: Populated PCB

The prototype was fabricated on 62 mil FR4 material with 1 oz. $(35\mu m)$ copper clad. The milled amplifier was produced in about 15 minutes on an in-house circuit board plotter using built-in software to generate the layout from the downloaded MMICAD design files. The milled circuit provided a very precise mechanical match to the original filter design pattern in MMICAD because their traces were square and sharp (Fig. 5), just as they were defined by CAD images and the Gerber 274-X files.



Fig. 5: 10 mil (250µm) Milling Channel performed by LPKF ProtoMat[®] C60

For comparison, we show in Fig. 6 the wide dynamic range that can be realised using both the switched gain, actually switched feedback resistance, and the logarithmic transimpedance stages.



Fig. 6a: Transfer response for switched gain TIA stage



Fig. 6b: Transfer response for diode feedback based TIA stage

The measured RMS noise level as a function of equivalent optical input power is shown in Fig. 7. We have assumed a photodiode with a responsivity of 0.2 Amp/watt. To accomplish this a well quantified current was injected into the front end of the TIA stage, and the noise level at the output measured using a precision, low noise, 16 bit A/D converter connected to a computer. In order to minimise the electrical noise contributed by the current source at the input to the TIA, low-noise metal film chip resistors were used for the current source.



Fig. 7: The RMS noise voltage level versus input power level

From the above measured response, it can be seen that the RMS noise level is flat for the linear TIA stage in both the low gain and in the high gain stage. In the low gain state, the RMS noise level is approximately 20μ V, and in the high gain state the RMS noise level is about 100μ V. In practice, the amplifier would be set up to switch from the low gain state to the high gain state when the input optical power level falls below -35 dBm.

The RMS noise level for the logarithmic TIA front end amplifier increases approximately linearly with decreasing incident optical power level. As the equivalent optical input power decreases, the current from the photodiode into the TIA front end decreases, causing the small signal resistance of the feedback diode to increase. As the small signal feedback resistance of the diode increases, so the TIA gain increases, as does the RMS noise level.

CONCLUSION

There are merits and disadvantages to the two designs adopted for the transimpedance front-end amplifier. The switched gain circuit is more stable over temperature and time, and the correction procedure is straightforward. The logarithmic transimpedance stage has a larger dynamic range, has a uniform dB/mV transfer function, and is a simpler circuit. In terms of noise level, the switched gain circuit has less dependency on optional power level, with different magnitudes for the low and high gain states. The logarithmic circuit exhibits an inverse but approximately linear dependence on optical power. System considerations would dictate the preferred implementation.

In terms of the prototype fabrication activity, the goal of the prototyping work was to arrive at a satisfactory design as quickly as possible whilst meeting the primary requirement of having the circuit function properly. Superior mechanical accuracy of the prototyping equipment is mandatory. Since most designs are an iterative process, the ability to prepare a finished prototype in minutes allowed the design to progress in an efficient manner. The same design files could have been sent to a local board house for the production of etched prototypes, with turnaround of typically a week. The wait would necessitate setting the design aside and resurrecting it every time a refinement or revision is made. The accumulated down time could become a substantial burden to a fast track project.